Concurrency-Oriented Verification and Coverage of System Level Designs
  • FENS
  • Concurrency-Oriented Verification and Coverage of System Level Designs

You are here

Sabancı UniversityFaculty of Engineering and Natural Sciences

CS Seminar - Wednesday, 31 March 2010 at 13:40 FENS L055

"Concurrency-Oriented Verification and Coverage of System Level Designs"

Alper Şen-Boğaziçi University

The need for early software development, verification, and architectural exploration necessitates the development of abstract system level models of electronic designs. Traditional low level electronic design implementation languages can no longer address the challenges brought by the increasing complexity of designs. Abstract system level design, in the form of a new language called SystemC, is gaining wide spread usage in the electronic design industry. We present concurrencyoriented verification and coverage metrics for Systems. Our verification techniques are unique because they allow us to predict potential errors (formulated as transaction level specifications) from error free simulations by exploiting the concurrency information inherent in electronic designs.To evaluate the confidence on verification results, coverage metrics are essential. We present mutation testing based coverage metrics that address the verification quality problem. Mutation testing is a fault insertion based simulation technique that has successfully been applied in software testing. We present applications of our techniques on industrial systems and demonstrate that current verification test suites are not adequate for concurrent designs.

Short Bio:
Asst. Prof. Alper Sen (PhD in ECE, University of Texas at Austin, 2004). Dr. Sen is currently an Assistant Professor in the Computer Engineering Department at Bogazici University. Previously, he was a Member of Technical Staff at Freescale Semiconductor Inc., Austin, where he performed research and managed teams on design automation and embedded systems. He was also an adjunct faculty at The University of Texas at Austin and an advisory board member of Semiconductor Research Corporation (SRC). His research interests include hardware and software verification, parallel and distributed systems, GPU programming, and formal methods. He is a co-chair of International Symposium on Parallel and Distributed Computing (ISPDC 2010).